Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: counter Download
 Description: This is the side with a clear 8-bit binary counter, is written with the verilog hdl
 To Search:
File list (Check if you may need any files):
counter\counter.cr.mti
.......\counter.mpf
.......\counter.v.bak
.......\counter_test.v
.......\counter_test.v.bak
.......\couter_8.v
.......\transcript
.......\vish_stacktrace.vstf
.......\vsim.wlf
.......\vsim.wlf.temp
.......\work\counter\verilog.asm
.......\....\.......\_primary.dat
.......\....\.......\_primary.vhd
.......\....\test\verilog.asm
.......\....\....\_primary.dat
.......\....\....\_primary.vhd
.......\....\_info
.......\....\counter
.......\....\test
.......\work
counter
    

CodeBus www.codebus.net