Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: sipo_reg5 Download
  • Category:
  • Com Port
  • Tags:
  • File Size:
  • 1kb
  • Update:
  • 2012-11-26
  • Downloads:
  • 0 Times
  • Uploaded by:
  • zitenghua_ali
 Description: VHDL language to describe the clearing of 5 with synchronous serial input parallel output shift register code
 Downloaders recently: [More information of uploader zitenghua_ali]
 To Search:
File list (Check if you may need any files): 
sipo_reg5.vhd

CodeBus www.codebus.net