Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: CoreCFI Download
 Description: Prepared CoreCFI VERILOG test routines, including the whole project, can be used directly
 Downloaders recently: [More information of uploader xuzl]
 To Search:
  • [LCD] - read and write languages LCD verilog cod
  • [PC104] - vxworks BSP under the PC104
File list (Check if you may need any files):
CoreCFI实验\CoreCFI\assert.log
...........\.......\CoreCFI.prj
...........\.......\coreconsole\common\CORECFI\CORECFI.cxf
...........\.......\...........\......\.......\coreparameters.v
...........\.......\...........\......\.......\mti\lib_vlog_obs\CORECFI_LIB\@c@f@i_@f@l@a@s@h\verilog.psm
...........\.......\...........\......\.......\...\............\...........\.................\_primary.dat
...........\.......\...........\......\.......\...\............\...........\.................\_primary.vhd
...........\.......\...........\......\.......\...\............\...........\...o@r@e@c@f@i\verilog.psm
...........\.......\...........\......\.......\...\............\...........\..............\_primary.dat
...........\.......\...........\......\.......\...\............\...........\..............\_primary.vhd
...........\.......\...........\......\.......\...\............\...........\..............@r@e@a@l\verilog.psm
...........\.......\...........\......\.......\...\............\...........\......................\_primary.dat
...........\.......\...........\......\.......\...\............\...........\......................\_primary.vhd
...........\.......\...........\......\.......\...\............\...........\corecfi_chip\verilog.psm
...........\.......\...........\......\.......\...\............\...........\............\_primary.dat
...........\.......\...........\......\.......\...\............\...........\............\_primary.vhd
...........\.......\...........\......\.......\...\............\...........\........usertb\verilog.psm
...........\.......\...........\......\.......\...\............\...........\..............\_primary.dat
...........\.......\...........\......\.......\...\............\...........\..............\_primary.vhd
...........\.......\...........\......\.......\...\............\...........\_info
...........\.......\...........\......\.......\...\scripts\wave_usertb.do
...........\.......\...........\......\.......\rtl\vlog\cfi_flash\CFI_FLASH.mem
...........\.......\...........\......\.......\...\....\.ore_obfuscated\corecfi.v
...........\.......\...........\......\.......\...\....\...............\corecfireal.v
...........\.......\...........\......\.......\...\....\test\user\corecfi_chip.v
...........\.......\...........\......\.......\...\....\....\....\corecfi_query.mem
...........\.......\...........\......\.......\...\....\....\....\corecfi_usertb.v
...........\.......\...........\Core_CFI\Core_CFI.cci
...........\.......\...........\........\core_cfi.cco
...........\.......\...........\........\Core_CFI.cxf
...........\.......\...........\........\Core_CFI.v
...........\.......\...........\........\Core_CFI.vhd
...........\.......\...........\........\Core_CFI.xml
...........\.......\...........\........\........_CORECFI\Core_CFI_CORECFI.xml
...........\.......\...........\........\testbench.v
...........\.......\...........\........\testbench.vhd
...........\.......\designer\impl1\designer.log
...........\.......\........\.....\designer_genhdl.log
...........\.......\........\.....\top.adb
...........\.......\........\.....\....dtf\verify.log
...........\.......\........\.....\top.ide_des
...........\.......\........\.....\top.pdb
...........\.......\........\.....\top.pdb.depends
...........\.......\........\.....\top.stp
...........\.......\........\.....\top.tcl
...........\.......\........\.....\..._fp\$$FlashPro_FPBBALTLPT1.L$$
...........\.......\........\.....\......\projectData\top.pdb
...........\.......\........\.....\......\top.log
...........\.......\........\.....\......\top.pro
...........\.......\........\.....\......_1\top.log
...........\.......\........\.....\........\top.pro
...........\.......\........\.....\.......2\$$FlashPro_FPBBALTLPT1.L$$
...........\.......\........\.....\........\projectData\top.pdb
...........\.......\........\.....\........\top.log
...........\.......\........\.....\........\top.pro
...........\.......\........\.....\.......3\$$FlashPro_FPBBALTLPT1.L$$
...........\.......\........\.....\........\top.log
...........\.......\........\.....\........

CodeBus www.codebus.net