Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: sr8 Download
 Description: 8bit shift register with the CLK input is triggered each time the data register and the FIFO order
 Downloaders recently: [More information of uploader r96943088]
 To Search:
  • [123] - Serial Adder
File list (Check if you may need any files): 
sr8.vhd

CodeBus www.codebus.net