Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: div8M_v Download
 Description: The basic divider for halving the clock frequency. Contains two interfaces, using only regs instead of wires.
 Downloaders recently: [More information of uploader wzx0531]
 To Search:
File list (Check if you may need any files): 
div8M_v.vhd

CodeBus www.codebus.net