Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: miaobiao Download
 Description: 1. Design digital display of a stopwatch. 2. Can be accurately timed and displayed. 3. Power Show 00.00.00. 4. Users can always clear, pause, time. 5. 59.59.99 minutes maximum record time, the minimum accurate to 0.01 seconds
 Downloaders recently: [More information of uploader 100103647]
 To Search:
File list (Check if you may need any files):
242377297stopwatch\VHDL语言设计的秒表(已经通过硬件调试了)\使用说明请参看右侧注释====〉〉.txt
..................\VHDL语言设计的秒表(已经通过硬件调试了)
242377297stopwatch
    

CodeBus www.codebus.net