Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ddsforsinandcos Download
 Description: Using the data generated VerilogHDL call MATLAB implementation is based on DDS technology cosine signal generator, the output is 16 bits wide.
 Downloaders recently: [More information of uploader zhangmaolei]
 To Search:
File list (Check if you may need any files): 
ddsforsinandcos.v

CodeBus www.codebus.net