Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: _16_ds18b20_seg7 Download
 Description: Based on the ker isr nios template project, the user can program this project to develop ker
 Downloaders recently: [More information of uploader guangmang5]
 To Search:
File list (Check if you may need any files):
_16_ds18b20_seg7\ds18b20_seg7.done
................\ds18b20_seg7.dpf
................\ds18b20_seg7.fit.smsg
................\ds18b20_seg7.fit.summary
................\ds18b20_seg7.map.smsg
................\ds18b20_seg7.map.summary
................\ds18b20_seg7.pin
................\ds18b20_seg7.pof
................\ds18b20_seg7.qpf
................\ds18b20_seg7.qsf
................\ds18b20_seg7.qws
................\ds18b20_seg7.sof
................\ds18b20_seg7.tan.summary
................\ds18b20_seg7_assignment_defaults.qdf
................\output_file.map
................\src\DS18B20 SCH.png
................\...\ds18b20_drive.v
................\...\ds18b20_seg7.v
................\...\pins' list.txt
................\...\SEG7x8 SCH.png
................\...\seg7x8_drive.v
................\src
_16_ds18b20_seg7
    

CodeBus www.codebus.net