Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: _10_lcd1602_clock Download
 Description: Based on the ker isr nios template project, the user can program this project to develop ker
 Downloaders recently: [More information of uploader guangmang5]
 To Search:
File list (Check if you may need any files):
_10_lcd1602_clock\lcd1602_clock.done
.................\lcd1602_clock.dpf
.................\lcd1602_clock.fit.smsg
.................\lcd1602_clock.fit.summary
.................\lcd1602_clock.map.smsg
.................\lcd1602_clock.map.summary
.................\lcd1602_clock.pin
.................\lcd1602_clock.pof
.................\lcd1602_clock.qpf
.................\lcd1602_clock.qsf
.................\lcd1602_clock.qws
.................\lcd1602_clock.sof
.................\lcd1602_clock.tan.summary
.................\lcd1602_clock_assignment_defaults.qdf
.................\src\div_50M.v
.................\...\lcd1602_clock.v
.................\...\lcd1602_drive.v
.................\...\pins' list.txt
.................\src
_10_lcd1602_clock
    

CodeBus www.codebus.net