Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: _13_uart_tx_test Download
 Description: Based on the ker isr nios template project, the user can program this project to develop ker
 Downloaders recently: [More information of uploader guangmang5]
 To Search:
File list (Check if you may need any files):
_13_uart_tx_test\src\ASCII码表.png
................\...\fpga4fun UART.pdf
................\...\pins' list.txt
................\...\UART SCH.png
................\...\uart_tx.v
................\...\uart_tx_test.v
................\uart_tx_test.done
................\uart_tx_test.dpf
................\uart_tx_test.fit.smsg
................\uart_tx_test.fit.summary
................\uart_tx_test.map.summary
................\uart_tx_test.pin
................\uart_tx_test.pof
................\uart_tx_test.qpf
................\uart_tx_test.qsf
................\uart_tx_test.qws
................\uart_tx_test.sof
................\uart_tx_test.tan.summary
................\uart_tx_test_assignment_defaults.qdf
................\src
_13_uart_tx_test
    

CodeBus www.codebus.net