Description: The aim of this vhdl file is to create a simple interface betwhen the sram and a basic processor on a semisync data bus. This was made using the test board DE2 from Altera.
To Search:
File list (Check if you may need any files):
SRAM_1wait.VHD