Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: adder16_2 Download
 Description: Two 16-bit binary numbers together, were added to high and high, low and low sum.
 Downloaders recently: [More information of uploader 345987167]
 To Search:
File list (Check if you may need any files): 
adder16_2.v

CodeBus www.codebus.net