Description: There are two types in the Verilog assignment statement: continuous assignment and process assignment. Assignment expression consists of three parts: the left value, the assignment operator (= or < =) and the right values. Right values can be any type of data, including net type and register type but continuous assignment, the left value must be a net type of data the process of assignment, the left value must be a register type of data. Described in detail below
To Search:
File list (Check if you may need any files):
Verilog.doc
Download