Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: digicnt Download
 Description: 1 hour with the global reset countdown timer. 4 7-segment display decoder in the pipe, using 48MHz crystal driver.
 Downloaders recently: [More information of uploader jiangnan22406]
 To Search:
File list (Check if you may need any files):
digicnt
.......\db
.......\..\digicnt.amm.cdb
.......\..\digicnt.asm.qmsg
.......\..\digicnt.asm.rdb
.......\..\digicnt.asm_labs.ddb
.......\..\digicnt.cbx.xml
.......\..\digicnt.cmp.cdb
.......\..\digicnt.cmp.hdb
.......\..\digicnt.cmp.kpt
.......\..\digicnt.cmp.logdb
.......\..\digicnt.cmp.rdb
.......\..\digicnt.cmp0.ddb
.......\..\digicnt.db_info
.......\..\digicnt.eda.qmsg
.......\..\digicnt.fit.qmsg
.......\..\digicnt.hier_info
.......\..\digicnt.hif
.......\..\digicnt.idb.cdb
.......\..\digicnt.lpc.html
.......\..\digicnt.lpc.rdb
.......\..\digicnt.lpc.txt
.......\..\digicnt.map.cdb
.......\..\digicnt.map.hdb
.......\..\digicnt.map.logdb
.......\..\digicnt.map.qmsg
.......\..\digicnt.pre_map.cdb
.......\..\digicnt.pre_map.hdb
.......\..\digicnt.rpp.qmsg
.......\..\digicnt.rtlv.hdb
.......\..\digicnt.rtlv_sg.cdb
.......\..\digicnt.rtlv_sg_swap.cdb
.......\..\digicnt.sgate.rvd
.......\..\digicnt.sgate_sm.rvd
.......\..\digicnt.sgdiff.cdb
.......\..\digicnt.sgdiff.hdb
.......\..\digicnt.sld_design_entry.sci
.......\..\digicnt.sld_design_entry_dsc.sci
.......\..\digicnt.smart_action.txt
.......\..\digicnt.sta.qmsg
.......\..\digicnt.sta.rdb
.......\..\digicnt.sta_cmp.5_slow.tdb
.......\..\digicnt.syn_hier_info
.......\..\digicnt.tis_db_list.ddb
.......\..\logic_util_heursitic.dat
.......\..\prev_cmp_digicnt.qmsg
.......\digicnt.asm.rpt
.......\digicnt.cdf
.......\digicnt.done
.......\digicnt.dpf
.......\digicnt.eda.rpt
.......\digicnt.fit.rpt
.......\digicnt.fit.summary
.......\digicnt.flow.rpt
.......\digicnt.map.rpt
.......\digicnt.map.summary
.......\digicnt.pin
.......\digicnt.pof
.......\digicnt.qpf
.......\digicnt.qsf
.......\digicnt.sta.rpt
.......\digicnt.sta.summary
.......\digicnt.vhd
.......\digicnt_nativelink_simulation.rpt
.......\incremental_db
.......\..............\compiled_partitions
.......\..............\...................\digicnt.db_info
.......\..............\...................\digicnt.root_partition.map.kpt
.......\..............\README
.......\sevseg.vhd
.......\simulation
.......\..........\modelsim
.......\..........\........\digicnt.sft
.......\..........\........\digicnt.vho
.......\..........\........\digicnt_modelsim.xrf
.......\..........\........\digicnt_run_msim_rtl_vhdl.do
.......\..........\........\digicnt_run_msim_rtl_vhdl.do.bak
.......\..........\........\digicnt_run_msim_rtl_vhdl.do.bak1
.......\..........\........\digicnt_vhd.sdo
.......\..........\........\modelsim.ini
.......\..........\........\msim_transcript
.......\..........\........\rtl_work
.......\..........\........\........\digicnt
.......\..........\........\........\.......\behave.dat
.......\..........\........\........\.......\behave.dbs
.......\..........\........\........\.......\behave.prw
.......\..........\........\........\.......\behave.psm
.......\..........\........\........\.......\_primary.dat
.......\..........\........\........\.......\_primary.dbs
.......\..........\........\........\sevseg
.......\..........\........\........\......\behave.dat
.......\..........\........\........\......\behave.dbs
.......\..........\........\........\......\behave.prw
.......\..........\........\........\......\behave.psm
.......\..........\........\........\......\_primary.dat
.......\..........\........\........\......\_primary.dbs
.......\..........\........\........\_info
.......\..........\........\........\_temp
.......\..........\........\........\_vmake
.......\..........\........\vsim.wlf
    

CodeBus www.codebus.net