Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: bcdmaxianshiyiyunsuan Download
 Description: Design a rounded discrimination circuit, the input 8421BCD code requirements when the input is greater than or equal to 5, the discrimination circuit output is 1, otherwise 0.
 To Search:
File list (Check if you may need any files):
bcdmaxianshiyiyunsuan.doc
    

CodeBus www.codebus.net