Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: O_DDS_PHASE Download
 Description: DDS design includes all the source code, which can be adjusted for phase and frequency can be directly applied to sopc/fpga design
 Downloaders recently: [More information of uploader anchor2088]
 To Search:
  • [BCD] - BCD conversion between binary code and,
File list (Check if you may need any files):
O_DDS_PHASE\ADDER10B.bsf
...........\adder10b.vhd
...........\ADDER24B.bsf
...........\adder24b.vhd
...........\ADDER32B.bsf
...........\adder32b.vhd
...........\cmp_state.ini
...........\CNT4B.bsf
...........\CNT4B.vhd
...........\CNT5.bsf
...........\CNT5.vhd
...........\CNT5B.bsf
...........\CNT5B.vhd
...........\CNT8.bsf
...........\CNT8.vhd
...........\CNT8B.bsf
...........\CNT8B.vhd
...........\data\LUT10X10.hex
...........\....\LUT10X10.mif
...........\....\sinout_sin8x16.hex
...........\....\sinout_sin8x16.mif
...........\....\sinout_sin8x16.txt
...........\....\sinout_sin8x256.hex
...........\....\sinout_sin8x256.mif
...........\....\sinout_sin8x32.hex
...........\....\sinout_sin8x32.mif
...........\....\sinout_sin8x64.hex
...........\....\sinout_sin8x64.mif
...........\....\sinout_sin8x8.hex
...........\....\sinout_sin8x8.mif
...........\.b\altsyncram_0hq1.tdf
...........\..\altsyncram_k7p3.tdf
...........\..\altsyncram_kl61.tdf
...........\..\altsyncram_t782.tdf
...........\..\cntr_1ci.tdf
...........\..\cntr_gui.tdf
...........\..\cntr_sbi.tdf
...........\..\cntr_u4j.tdf
...........\..\DDSP.cbx.xml
...........\..\DDSP.cmp.rdb
...........\..\DDSP.db_info
...........\..\DDSP.eco.cdb
...........\..\DDSP.hier_info
...........\..\DDSP.hif
...........\..\DDSP.map.hdb
...........\..\DDSP.map.qmsg
...........\..\DDSP.pre_map.hdb
...........\..\DDSP.rtlv.hdb
...........\..\DDSP.rtlv_sg.cdb
...........\..\DDSP.rtlv_sg_swap.cdb
...........\..\DDSP.sld_design_entry.sci
...........\..\DDSP.sld_design_entry_dsc.sci
...........\..\DDSP.tis_db_list.ddb
...........\..\decode_rqf.tdf
...........\..\mux_9oc.tdf
...........\..\prev_cmp_DDSP.map.qmsg
...........\DCDOT.bsf
...........\DCDOT.vhd
...........\DDSP.asm.rpt
...........\DDSP.bdf
...........\DDSP.cdf
...........\DDSP.done
...........\DDSP.fit.eqn
...........\DDSP.fit.rpt
...........\DDSP.fit.smsg
...........\DDSP.fit.summary
...........\DDSP.flow.rpt
...........\DDSP.map.eqn
...........\DDSP.map.rpt
...........\DDSP.map.summary
...........\DDSP.pin
...........\DDSP.pof
...........\DDSP.qpf
...........\DDSP.qsf
...........\DDSP.sof
...........\DDSP.tan.rpt
...........\DDSP.tan.summary
...........\DDSP_assignment_defaults.qdf
...........\DDS_PHASE_file.jic
...........\DECD5.bsf
...........\DECD5.vhd
...........\DECD8.bsf
...........\DECD8.vhd
...........\..MO说明\O_DDS_PHASE.ppt
...........\FM.bsf
...........\FM.vhd
...........\MUX21.bsf
...........\MUX21.vhd
...........\PLL20.bsf
...........\PLL20.vhd
...........\PLL30.bsf
...........\PLL30.ppf
...........\PLL30.vhd
...........\PLL30_wave0.jpg
...........\PLL30_waveforms.html
...........\REG10B.bsf
...........\reg10b.vhd
...........\REG24B.bsf
...........\reg24b.vhd
...........\REG32B.bsf
    

CodeBus www.codebus.net