Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DE0_RS232 Download
 Description: Altera' s multimedia development board to achieve the serial routines DE0
 Downloaders recently: [More information of uploader qzhjmb]
 To Search:
  • [Russian box] - Russian box programming more difficult,
  • [tftlcd] - TFT LCD controller verilog code using AL
  • [DE0_SDRAM] - ALTERA DE0 SDRAM
  • [DE0_NIOS_SDCARD] - In DE0 board NIOS with QUARTEUS ii and r
  • [DE0_D5M] - This achieved in DE0 board D5M+ VGA imag
File list (Check if you may need any files):
DE0_RS232\async_receiver.v
.........\async_transmitter.v
.........\db\DE0_Default.db_info
.........\..\DE0_Default.eco.cdb
.........\..\DE0_Default.sld_design_entry.sci
.........\db
.........\DE0_Default.asm.rpt
.........\DE0_Default.cdf
.........\DE0_Default.done
.........\DE0_Default.fit.smsg
.........\DE0_Default.fit.summary
.........\DE0_Default.flow.rpt
.........\DE0_Default.jdi
.........\DE0_Default.map.rpt
.........\DE0_Default.map.summary
.........\DE0_Default.pin
.........\DE0_Default.pof
.........\DE0_Default.qpf
.........\DE0_Default.qsf
.........\DE0_Default.qws
.........\DE0_Default.sof
.........\DE0_Default.sta.summary
.........\de0_default.v
.........\de0_default.v.bak
.........\DE0_Default_assignment_defaults.qdf
.........\output_file.map
.........\stp1.stp
.........\uart_control.v
.........\uart_fifo.v
.........\User_Logic.v
.........\User_Logic.v.bak
.........\VGA_CLK.bsf
.........\VGA_CLK.qip
DE0_RS232
    

CodeBus www.codebus.net