Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: lab014 Download
 Description: verilog hdl ed2 time display
 Downloaders recently: [More information of uploader domino050515]
 To Search:
File list (Check if you may need any files): 
lab014\clock.v
......\divFre50M_1HZ.v
......\seg7_show.v
lab014

CodeBus www.codebus.net