Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Flintstone Download
 Description: The Flintstones State Machine operates as follows: 1. The State Machine has two states, State Bed and State Rock. 2. There is one output, Fred, which takes the value 0 in State Bed and 1 in State Rock. 3. A reset, caused by a low level on Reset_n, puts the State Machine into State Bed. 4. The State Machine waits in State Bed while Barney is low, and enters State Rock when Barney goes high. 5. The State Machine then waits in State Rock while Wilma is low, and returns to State Bed when Wilma goes high.
 Downloaders recently: [More information of uploader saoh_liang]
 To Search:
File list (Check if you may need any files):
Flintstone.doc
    

CodeBus www.codebus.net