Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: jtag_uart Download
 Description: jtag_uart achieve FPGA communication between the internal and the computer, real-time monitoring convenience
 Downloaders recently: [More information of uploader zhenaicunzai]
 To Search:
File list (Check if you may need any files):
jtag_uart
.........\jtag_uart.qpf
.........\jtag_uart.qsf
.........\db
.........\..\jtag_uart.db_info
.........\..\prev_cmp_jtag_uart.map.qmsg
.........\..\jtag_uart.cbx.xml
.........\..\jtag_uart.hif
.........\..\pll_altpll.v
.........\..\altsyncram_3id1.tdf
.........\..\altsyncram_74g1.tdf
.........\..\altsyncram_2of1.tdf
.........\..\altsyncram_cqf1.tdf
.........\..\altsyncram_26f1.tdf
.........\..\altsyncram_36f1.tdf
.........\..\altsyncram_scf1.tdf
.........\..\altsyncram_dqf1.tdf
.........\..\altsyncram_bcf1.tdf
.........\..\altsyncram_i2d1.tdf
.........\..\mult_add_dfr2.tdf
.........\..\ded_mult_br81.tdf
.........\..\dffpipe_93c.tdf
.........\..\mult_add_ffr2.tdf
.........\..\altsyncram_6472.tdf
.........\..\prev_cmp_jtag_uart.qmsg
.........\..\jtag_uart.map.qmsg
.........\..\jtag_uart.map_bb.hdb
.........\..\jtag_uart.eco.cdb
.........\..\jtag_uart.tis_db_list.ddb
.........\..\altsyncram_n802.tdf
.........\..\altsyncram_i2b1.tdf
.........\..\jtag_uart.sld_design_entry.sci
.........\..\jtag_uart.cmp.rdb
.........\sopc_builder_log.txt
.........\jtag_uart_cpu.sopc
.........\.sopc_builder
.........\.............\filters.xml
.........\.............\install.ptf
.........\.............\preferences.xml
.........\.............\install2.ptf
.........\jtag_uart_cpu.sopcinfo
.........\jtag_uart_cpu.html
.........\jtag_uart_cpu.qip
.........\jtag_uart_cpu.ptf
.........\jtag_uart_cpu.ptf.pre_generation_ptf
.........\jtag_uart_cpu.ptf.8.0
.........\jtag_uart_cpu.vhd
.........\jtag_uart_cpu.ptf.bak
.........\jtag_uart_cpu_log.txt
.........\jtag_uart_cpu_sim
.........\.................\atail-f.pl
.........\.................\jtag_uart_input_stream.dat
.........\.................\jtag_uart_input_mutex.dat
.........\.................\jtag_uart_output_stream.dat
.........\cpu_ic_tag_ram.mif
.........\cpu_bht_ram.mif
.........\cpu_rf_ram_a.mif
.........\cpu_rf_ram_b.mif
.........\cpu_dc_tag_ram.mif
.........\cpu.sdc
.........\cpu_test_bench.vhd
.........\cpu_mult_cell.vhd
.........\cpu_oci_test_bench.vhd
.........\cpu_jtag_debug_module_tck.vhd
.........\cpu_jtag_debug_module_sysclk.vhd
.........\cpu_jtag_debug_module_wrapper.vhd
.........\cpu.vhd
.........\cpu.ocp
.........\jtag_uart.vhd
.........\sdram.vhd
.........\led.vhd
.........\sysid.vhd
.........\sdram_test_component.vhd
.........\jtag_uart_cpu_inst.vhd
.........\jtag_uart_cpu.bsf
.........\jtag_uart_cpu_generation_script
.........\pll_waveforms.html
.........\pll_wave0.jpg
.........\pll.vhd
.........\pll.ppf
.........\pll.cmp
.........\pll.bsf
.........\pll.qip
.........\jtag_uart.bdf
.........\jtag_uart.map.summary
.........\incremental_db
.........\..............\compiled_partitions
.........\..............\README
.........\data.hex
.........\data.vhd
.........\cpu_rf_ram.mif
.........\cpu_ociram_default_contents.mif
.........\jtag_uart.map.rpt
.........\jtag_uart.flow.rpt
.........\jtag_uart.qws
    

CodeBus www.codebus.net