Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: cont10_v.sym Download
 Description: Decimal counter can use QuartusII macro components 74160, also available VHDL language design. After the success of the project compiled simulation, the design of the decimal counter circuit is set to be called components cont10_v.sym, for the 4-bit decimal counter top design.
 Downloaders recently: [More information of uploader cyfdhl157]
 To Search:
File list (Check if you may need any files):
cont10_v.sym.txt
    

CodeBus www.codebus.net