Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ywjc Download
 Description: The method uses the state machine implementation shift register, with write Verilog HDL has been verified.
 Downloaders recently: [More information of uploader jianghau]
 To Search:
File list (Check if you may need any files): 
ywjc\ywjc\ywjc.v.rar
....\....\ywjc.v.txt
....\检测11111010000.TXT
....\ywjc
ywjc

CodeBus www.codebus.net