Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: verilog Download
 Description: All based on Verilog hdl experiments are reported, including the D flip-flops, shift registers, selectors, decoders, etc., there are detailed steps, useful for beginners.
 Downloaders recently: [More information of uploader yssggh]
 To Search:
File list (Check if you may need any files):
实验报告\0数电实验报告封面及目录.pdf
........\实验11_门电路.pdf
........\实验12_集电极开路门和三态门.pdf
........\实验21_数选器和组合逻辑电路.pdf
........\实验22_编码译码和组合逻辑电路.pdf
........\实验31_触发器.pdf
........\实验32_移位寄存器.pdf
........\实验33_计数器.pdf
........\实验41_脉冲信号产生电路.pdf
........\实验42_脉冲信号整形电路.pdf
........\实验43_脉冲分配电路.pdf
........\实验51_数模转换.pdf
........\实验52_模数转换.pdf
........\实验报告使用说明.txt
........\实验综合_综合实验解答.pdf
实验报告
    

CodeBus www.codebus.net