Description: When receiving a signal (D_start), the start time, and then received another signal (D_stop), the time the end of time by time A, then the time A and B compare a given time, if less than the time B, end of the process, proceed to the next link (LED), or return to re-wait time (cnt: = 0)
To Search:
File list (Check if you may need any files):
vhdl.doc
Download