Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: veriloguart Download
 Description: verilog uart
 Downloaders recently: [More information of uploader 798334773]
 To Search:
File list (Check if you may need any files):
uart\device_usage_statistics.html
....\uart.bgn
....\uart.bit
....\uart.bld
....\uart.cmd_log
....\uart.drc
....\uart.ise
....\uart.lso
....\uart.ncd
....\uart.ngc
....\uart.ngd
....\uart.ngr
....\uart.ntrc_log
....\uart.pad
....\uart.par
....\uart.pcf
....\uart.prj
....\uart.ptwx
....\uart.restore
....\uart.stx
....\uart.syr
....\uart.twr
....\uart.twx
....\uart.unroutes
....\uart.ut
....\uart.xpi
....\uart.xst
....\uart1.v
....\uart_control.v
....\uart_guide.ncd
....\uart_map.map
....\uart_map.mrp
....\uart_map.ncd
....\uart_map.ngm
....\uart_map.xrpt
....\uart_ngdbuild.xrpt
....\uart_pad.csv
....\uart_pad.txt
....\uart_par.xrpt
....\uart_prev_built.ngd
....\uart_summary.xml
....\uart_usage.xml
....\.....xdb\cst.xbcd
....\........\tmp\ise\version
....\........\...\...\__OBJSTORE__\HierarchicalDesign\HDProject\HDProject
....\........\...\...\............\..................\.........\HDProject_StrTbl
....\........\...\...\............\..................\__stored_object_table__
....\........\...\...\............\PnAutoRun\Scripts\RunOnce_tcl
....\........\...\...\............\.........\.......\RunOnce_tcl_StrTbl
....\........\...\...\............\.rojectNavigator\dpm_project_main\dpm_project_main
....\........\...\...\............\................\................\dpm_project_main_StrTbl
....\........\...\...\............\................\__stored_objects__
....\........\...\...\............\................\__stored_objects___StrTbl
....\........\...\...\............\................\__stored_object_table__
....\........\...\...\............\................Gui\GuiProjectData
....\........\...\...\............\...................\GuiProjectData_StrTbl
....\........\...\...\..REGISTRY__\Autonym\regkeys
....\........\...\...\............\bitgen\regkeys
....\........\...\...\............\common\regkeys
....\........\...\...\............\.pldfit\regkeys
....\........\...\...\............\Cs\regkeys
....\........\...\...\............\dumpngdio\regkeys
....\........\...\...\............\fuse\regkeys
....\........\...\...\............\HierarchicalDesign\HDProject\regkeys
....\........\...\...\............\..................\regkeys
....\........\...\...\............\hprep6\regkeys
....\........\...\...\............\idem\regkeys
....\........\...\...\............\map\regkeys
....\........\...\...\............\netgen\regkeys
....\........\...\...\............\.gc2edif\regkeys
....\........\...\...\............\...build\regkeys
....\........\...\...\............\..dbuild\regkeys
....\........\...\...\............\par\regkeys
....\........\...\...\............\ProjectNavigator\regkeys
....\........\...\...\............\................Gui\regkeys
....\........\...\...\............\runner\regkeys
....\........\...\...\............\SrcCtrl\regkeys
....\........\...\...\............\.TE\bitgen\regkeys
....\........\...\...\............\...\map\regkeys
....\........\...\...\............\...\ngdbuild\regkeys
....\........\...\...\............\...\par\regkeys
....\........\...\...\............\...\regkeys
....\........\...\...\............\...\trce\regkeys
....\........\...\...\............\...\xst\regkeys
....\........\...\...\............\taengine\regkeys
....\........\...\...\............\.rce\regkeys
....\........\...\...\............\.sim\regkeys
....\........\...\...\............\vhpcomp\regkeys
....\........\...\...\............\.logcomp\regkeys
....\........\...\...\............\WebTalk\DesignDataCollection\regkeys
....\........\...\...\............\.......\regkeys
....\........\...\...\............\xpwr\regkeys
....\........\...\...\............\XSLTProcess\regkeys
....\........\...\...\............\xst\regkeys
....\........\...\...\............\_ProjRepoInternal_\regkeys
....\........\...\ise.lock
....\uart_xst.xrpt
....\xst\dump.xst\uart.prj\ntrc.scr
....\...\work\hdllib.ref
....\...\....\vlg48\uart.bin
    

CodeBus www.codebus.net