Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: XAPP868 Download
 Description: E1/T1 clock recover code,it is xilinx s IP code
 Downloaders recently: [More information of uploader ganzhhua]
 To Search: E1 E1 ip Xapp868
File list (Check if you may need any files):
XAPP868\flowcontrolpdf.doc
.......\readme.txt
.......\Verilog_version\code\cspro\icon.arg
.......\...............\....\.....\icon.edn
.......\...............\....\.....\icon.ncf
.......\...............\....\.....\icon_xst_example.v
.......\...............\....\.....\icon_xst_verilog_example.arg
.......\...............\....\.....\ml523.cpj
.......\...............\....\.....\vio.arg
.......\...............\....\.....\vio.cdc
.......\...............\....\.....\vio.edn
.......\...............\....\.....\vio.ncf
.......\...............\....\.....\vio_xst_example.v
.......\...............\....\.....\vio_xst_verilog_example.arg
.......\...............\....\datasampler.v
.......\...............\....\f_meter.v
.......\...............\....\IBUFGDS.v
.......\...............\....\icon_xst_example.v
.......\...............\....\lp_filter.v
.......\...............\....\modules_ngc\SPARTAN3A-3AN\lp_filter.ngc
.......\...............\....\...........\.............\vco.ngc
.......\...............\....\...........\V2P\lp_filter.ngc
.......\...............\....\...........\...\vco.ngc
.......\...............\....\...........\.4\lp_filter.ngc
.......\...............\....\...........\..\vco.ngc
.......\...............\....\...........\.5\lp_filter.ngc
.......\...............\....\...........\..\vco.ngc
.......\...............\....\ph_meter.v
.......\...............\....\prbschk.v
.......\...............\....\prbsgen.v
.......\...............\....\top_cdr.v
.......\...............\....\top_level.ucf
.......\...............\....\top_level.v
.......\...............\....\tran_detect.v
.......\...............\....\vco.v
.......\...............\testbenches\tb_cdr.v
.......\...............\...........\wave_set.do
.......\.HDL_version\code\cspro\icon.arg
.......\............\....\.....\icon.edn
.......\............\....\.....\icon.ncf
.......\............\....\.....\icon_xst_example.vhd
.......\............\....\.....\icon_xst_vhdl_example.arg
.......\............\....\.....\ml523.cpj
.......\............\....\.....\vio.arg
.......\............\....\.....\vio.cdc
.......\............\....\.....\vio.edn
.......\............\....\.....\vio.ncf
.......\............\....\.....\vio_xst_example.vhd
.......\............\....\.....\vio_xst_vhdl_example.arg
.......\............\....\datasampler.vhd
.......\............\....\Freq_meter.vhd
.......\............\....\modules_ngc\SPARTAN3A-3AN\lp_filter.ngc
.......\............\....\...........\.............\vco.ngc
.......\............\....\...........\V2P\lp_filter.ngc
.......\............\....\...........\...\vco.ngc
.......\............\....\...........\.4\lp_filter.ngc
.......\............\....\...........\..\vco.ngc
.......\............\....\...........\.5\lp_filter.ngc
.......\............\....\...........\..\vco.ngc
.......\............\....\phase_meter.vhd
.......\............\....\prbschk.vhd
.......\............\....\prbsgen.vhd
.......\............\....\top_cdr.vhd
.......\............\....\top_level.ucf
.......\............\....\top_level.vhd
.......\............\....\tran_detect.vhd
.......\............\testbenches\tb_cdr.vhd
.......\............\...........\wave_tb_cdr.do
.......\xapp868.pdf
.......\xapp868.zip
.......\Verilog_version\code\modules_ngc\SPARTAN3A-3AN
.......\...............\....\...........\V2P
.......\...............\....\...........\V4
.......\...............\....\...........\V5
.......\.HDL_version\code\modules_ngc\SPARTAN3A-3AN
.......\............\....\...........\V2P
.......\............\....\...........\V4
.......\............\....\...........\V5
.......\.erilog_version\code\cspro
.......\...............\....\modules_ngc
.......\.HDL_version\code\cspro
.......\............\....\modules_ngc
.......\.erilog_version\code
.......\...............\testbenches
.......\.HDL_version\code
.......\............\testbenches
.......\Verilog_version
.......\VHDL_version
XAPP868
    

CodeBus www.codebus.net