Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Exp5_UART Download
 Description: 用VHDL在SOPC试验箱中实现异步串行通讯转换,用VHDL硬件描述语言实现处理器CPU
 Downloaders recently: [More information of uploader 1565788566]
 To Search:
File list (Check if you may need any files):
Exp5_UART\UART.qpf
.........\UART.qsf
.........\db\UART.db_info
.........\..\a_fefifo_7cf.tdf
.........\..\UART.cmp2.ddb
.........\..\UART.cmp.ecobp
.........\..\dpram_5h21.tdf
.........\..\UART.cmp.cdb
.........\..\UART.cmp.hdb
.........\..\altsyncram_9tl1.tdf
.........\..\UART.cmp.rdb
.........\..\UART.cmp.bpm
.........\..\UART.cbx.xml
.........\..\UART.hif
.........\..\altsyncram_qed1.tdf
.........\..\altsyncram_a1g1.tdf
.........\..\altsyncram_pkf1.tdf
.........\..\altsyncram_p2f1.tdf
.........\..\altsyncram_q2f1.tdf
.........\..\altsyncram_d9f1.tdf
.........\..\altsyncram_29f1.tdf
.........\..\altsyncram_9vc1.tdf
.........\..\mult_add_4cr2.tdf
.........\..\ded_mult_2o81.tdf
.........\..\dffpipe_93c.tdf
.........\..\mult_add_6cr2.tdf
.........\..\altsyncram_t072.tdf
.........\..\altsyncram_e502.tdf
.........\..\scfifo_1n21.tdf
.........\..\a_dpfifo_8t21.tdf
.........\..\cntr_rj7.tdf
.........\..\cntr_fjb.tdf
.........\..\UART.hier_info
.........\..\UART.tis_db_list.ddb
.........\..\UART.asm.qmsg
.........\..\UART.asm_labs.ddb
.........\..\UART.tan.qmsg
.........\..\UART.cmp.tdb
.........\..\UART.cmp0.ddb
.........\..\UART.syn_hier_info
.........\..\UART.map.ecobp
.........\..\UART.map.kpt
.........\..\UART.cmp_merge.kpt
.........\..\UART_global_asgn_op.abo
.........\..\UART.cmp.kpt
.........\..\prev_cmp_UART.map.qmsg
.........\..\prev_cmp_UART.fit.qmsg
.........\..\prev_cmp_UART.asm.qmsg
.........\..\prev_cmp_UART.tan.qmsg
.........\..\UART.sld_design_entry.sci
.........\..\prev_cmp_UART.qmsg
.........\..\UART.eco.cdb
.........\..\UART.map.qmsg
.........\..\UART.rtlv_sg.cdb
.........\..\UART.rtlv.hdb
.........\..\UART.rtlv_sg_swap.cdb
.........\..\UART.lpc.txt
.........\..\UART.lpc.html
.........\..\UART.lpc.rdb
.........\..\UART.pre_map.hdb
.........\..\UART.pre_map.cdb
.........\..\UART.smp_dump.txt
.........\..\UART.map_bb.logdb
.........\..\UART.sgdiff.cdb
.........\..\UART.sgdiff.hdb
.........\..\UART.sld_design_entry_dsc.sci
.........\..\UART.map_bb.cdb
.........\..\UART.map_bb.hdb
.........\..\UART.map.cdb
.........\..\UART.map.hdb
.........\..\UART.map.logdb
.........\..\UART.map.bpm
.........\..\UART.fit.qmsg
.........\..\UART.cmp.logdb
.........\sopc_builder_log.txt
.........\myCPU.sopc
.........\.sopc_builder\filters.xml
.........\.............\install.ptf
.........\.............\preferences.xml
.........\.............\install2.ptf
.........\myCPU.sopcinfo
.........\myCPU.html
.........\myCPU.qip
.........\sopc_add_qip_file.tcl
.........\myCPU.ptf
.........\myCPU.ptf.pre_generation_ptf
.........\myCPU.ptf.8.0
.........\myCPU.v
.........\myCPU.ptf.bak
.........\myCPU_log.txt
.........\......sim\JTAG_UART_input_stream.dat
.........\.........\JTAG_UART_input_mutex.dat
.........\.........\JTAG_UART_output_stream.dat
.........\.........\UART0_input_data_stream.dat
.........\.........\UART0_input_data_mutex.dat
.........\.........\UART0_log_module.txt
.........\.........\dummy_file
.........\CPU_ic_tag_ram.mif
.........\CPU_bht_ram.mif
.........\CPU_rf_ram_a.mif
    

CodeBus www.codebus.net