Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Exp3_Timer Download
 Description: Use VHDL to implement the timer in SOPC chamber, with the VHDL hardware description language processor CPU
 Downloaders recently: [More information of uploader 1565788566]
 To Search:
File list (Check if you may need any files):
Exp3_Timer\Timer.qpf
..........\Timer.qsf
..........\db\cntr_rj7.tdf
..........\..\Timer.db_info
..........\..\a_fefifo_7cf.tdf
..........\..\cntr_fjb.tdf
..........\..\Timer.map.bpm
..........\..\Timer.cmp.rdb
..........\..\dpram_5h21.tdf
..........\..\Timer.asm.qmsg
..........\..\Timer.cmp.cdb
..........\..\altsyncram_9tl1.tdf
..........\..\Timer.fit.qmsg
..........\..\Timer.cbx.xml
..........\..\Timer.hif
..........\..\altsyncram_qed1.tdf
..........\..\altsyncram_a1g1.tdf
..........\..\altsyncram_pkf1.tdf
..........\..\altsyncram_p2f1.tdf
..........\..\altsyncram_q2f1.tdf
..........\..\altsyncram_d9f1.tdf
..........\..\altsyncram_29f1.tdf
..........\..\altsyncram_9vc1.tdf
..........\..\mult_add_4cr2.tdf
..........\..\ded_mult_2o81.tdf
..........\..\dffpipe_93c.tdf
..........\..\mult_add_6cr2.tdf
..........\..\altsyncram_t072.tdf
..........\..\altsyncram_e502.tdf
..........\..\scfifo_1n21.tdf
..........\..\a_dpfifo_8t21.tdf
..........\..\Timer.hier_info
..........\..\Timer.cmp.logdb
..........\..\Timer.asm_labs.ddb
..........\..\Timer.tan.qmsg
..........\..\Timer.sld_design_entry.sci
..........\..\Timer.cmp2.ddb
..........\..\Timer.cmp.ecobp
..........\..\Timer.cmp.hdb
..........\..\Timer.cmp.bpm
..........\..\Timer.tis_db_list.ddb
..........\..\Timer.tmw_info
..........\..\Timer.cmp.tdb
..........\..\Timer.eco.cdb
..........\..\Timer.cmp0.ddb
..........\..\Timer.syn_hier_info
..........\..\Timer.map.ecobp
..........\..\Timer.map.kpt
..........\..\Timer.cmp_merge.kpt
..........\..\Timer_global_asgn_op.abo
..........\..\Timer.cmp.kpt
..........\..\prev_cmp_Timer.map.qmsg
..........\..\prev_cmp_Timer.fit.qmsg
..........\..\prev_cmp_Timer.asm.qmsg
..........\..\prev_cmp_Timer.tan.qmsg
..........\..\prev_cmp_Timer.qmsg
..........\..\Timer.map.qmsg
..........\..\Timer.rtlv_sg.cdb
..........\..\Timer.rtlv.hdb
..........\..\Timer.rtlv_sg_swap.cdb
..........\..\Timer.lpc.txt
..........\..\Timer.lpc.html
..........\..\Timer.lpc.rdb
..........\..\Timer.pre_map.hdb
..........\..\Timer.pre_map.cdb
..........\..\Timer.smp_dump.txt
..........\..\Timer.map_bb.logdb
..........\..\Timer.sgdiff.cdb
..........\..\Timer.sgdiff.hdb
..........\..\Timer.sld_design_entry_dsc.sci
..........\..\Timer.map_bb.cdb
..........\..\Timer.map_bb.hdb
..........\..\Timer.map.cdb
..........\..\Timer.map.hdb
..........\..\Timer.map.logdb
..........\sopc_builder_log.txt
..........\myCPU.sopc
..........\.sopc_builder\filters.xml
..........\.............\install.ptf
..........\.............\install2.ptf
..........\.............\preferences.xml
..........\myCPU.sopcinfo
..........\myCPU.html
..........\myCPU.qip
..........\sopc_add_qip_file.tcl
..........\myCPU.ptf
..........\myCPU.ptf.pre_generation_ptf
..........\myCPU.ptf.8.0
..........\myCPU.v
..........\myCPU.ptf.bak
..........\myCPU_log.txt
..........\......sim\JTAG_UART_input_stream.dat
..........\.........\JTAG_UART_input_mutex.dat
..........\.........\JTAG_UART_output_stream.dat
..........\.........\dummy_file
..........\CPU_ic_tag_ram.mif
..........\CPU_bht_ram.mif
..........\CPU_rf_ram_a.mif
..........\CPU_rf_ram_b.mif
..........\CPU_dc_tag_ram.mif
    

CodeBus www.codebus.net