Description: vhdl UART data transmission realized, the eight parallel data into serial data output, plus the start bit and parity bits, stop bits.
To Search:
- [parity2258] - parity VERILOG source code for MODELSIM
- [FPGAprogram1] - common keyboard Consumers shaking module
- [uart] - This is the UART controller, has been ru
- [uart] - Serial communication rs232, clock freque
- [bsconvert] - FPGA-based string and data conversion pr
File list (Check if you may need any files):
uart-txblock.doc
Download