Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart Download
 Description: Serial port procedure uart, uses 2/4 frequency multiplication sampling, conforms to 16550 standards.
 Downloaders recently: [More information of uploader liangbof]
 To Search:
File list (Check if you may need any files):
uart\.sopc_builder\install.ptf
....\.............\install2.ptf
....\.............\preferences.xml
....\db\prev_cmp_uart.asm.qmsg
....\..\prev_cmp_uart.fit.qmsg
....\..\prev_cmp_uart.map.qmsg
....\..\prev_cmp_uart.qmsg
....\..\prev_cmp_uart.sim.qmsg
....\..\prev_cmp_uart.sta.qmsg
....\..\uart.asm.qmsg
....\..\uart.asm_labs.ddb
....\..\uart.cbx.xml
....\..\uart.cmp.bpm
....\..\uart.cmp.cdb
....\..\uart.cmp.ecobp
....\..\uart.cmp.hdb
....\..\uart.cmp.logdb
....\..\uart.cmp.rdb
....\..\uart.cuda_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
....\..\uart.cuda_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
....\..\uart.db_info
....\..\uart.eco.cdb
....\..\uart.eds_overflow
....\..\uart.fit.qmsg
....\..\uart.hier_info
....\..\uart.hif
....\..\uart.map.bpm
....\..\uart.map.cdb
....\..\uart.map.ecobp
....\..\uart.map.hdb
....\..\uart.map.logdb
....\..\uart.map.qmsg
....\..\uart.map_bb.cdb
....\..\uart.map_bb.hdb
....\..\uart.map_bb.hdbx
....\..\uart.map_bb.logdb
....\..\uart.pre_map.cdb
....\..\uart.pre_map.hdb
....\..\uart.psp
....\..\uart.root_partition.cmp.atm
....\..\uart.root_partition.cmp.dfp
....\..\uart.root_partition.cmp.hdbx
....\..\uart.root_partition.cmp.logdb
....\..\uart.root_partition.cmp.rcf
....\..\uart.root_partition.map.atm
....\..\uart.root_partition.map.hdbx
....\..\uart.root_partition.map.info
....\..\uart.rtlv.hdb
....\..\uart.rtlv_sg.cdb
....\..\uart.rtlv_sg_swap.cdb
....\..\uart.sgdiff.cdb
....\..\uart.sgdiff.hdb
....\..\uart.signalprobe.cdb
....\..\uart.sim.cvwf
....\..\uart.sim.hdb
....\..\uart.sim.qmsg
....\..\uart.sim.qrpt
....\..\uart.sim.rdb
....\..\uart.sim_ori.vwf
....\..\uart.sld_design_entry.sci
....\..\uart.sld_design_entry_dsc.sci
....\..\uart.sta.qmsg
....\..\uart.sta.rdb
....\..\uart.sta_cmp.8_slow_1200mv_85c.tdb
....\..\uart.syn_hier_info
....\..\uart.tiscmp.fast_1200mv_0c.ddb
....\..\uart.tiscmp.slow_1200mv_0c.ddb
....\..\uart.tiscmp.slow_1200mv_85c.ddb
....\..\uart.tis_db_list.ddb
....\..\wed.wsf
....\nainaide.pdf
....\rs232.bmp
....\sopc_add_qip_file.tcl
....\sopc_builder_log.txt
....\test.bsf
....\test.ptf
....\test.ptf.bak
....\test.ptf.pre_generation_ptf
....\test.qip
....\test.sopc
....\test.sopcinfo
....\test.vhd
....\test_generation_script
....\test_log.txt
....\test_setup_quartus.tcl
....\......im\create_test_project.do
....\........\list_presets.do
....\........\modelsim.tcl
....\........\setup_sim.do
....\........\virtuals.do
....\........\wave_presets.do
....\Thumbs.db
....\uart.asm.rpt
....\uart.done
....\uart.dpf
....\uart.fit.rpt
....\uart.fit.smsg
....\uart.fit.summary
....\uart.flow.rpt
....\uart.map.rpt
    

CodeBus www.codebus.net