Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: S2_div Download
 Description: 1, clock frequency divide, you can watch the simulation waveform 2, can be added to the hardware logic analyzer for waveform viewing
 Downloaders recently: [More information of uploader myrk8253]
 To Search:
File list (Check if you may need any files):
S2_div\proj\div.v
......\说明.txt
......\proj
S2_div
    

CodeBus www.codebus.net