Description: RTL-lever verilog code
Using FSM to realize the following function:input the data into a 16bit register, divide it by 7, and output the 4-bit remainder
To Search:
File list (Check if you may need any files):
tb_statemachine.v
statemachine.v
Download