Description: -- Clock divider of generic width (default = 4 bits)
-- based on counter from Library of Parameterized Modules (LPM)
-- Accepts clock signal at clk_in
-- Output clk_out has frequency of clk_in/(2^width)
-- Specify width in GENERIC MAP when instantiating component
To Search:
File list (Check if you may need any files):
clkdiv.vhd
Download