UART FPGA' s program, very good, detailed expla

Title: UART

Category:
VHDL-FPGA-Verilog
Tags:
[VHDL] [源码]
File Size:
270kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
874363487

Description: FPGA' s UART program, very good, detailed explanation, I had read a lot have not read, finally realized after reading this

Downloaders recently: [More information of uploader 874363487]

To Search: UART FPGA fpga uart fpga uart edn UART FPGA VHDL uart fpga pu

[UART(FPGA).Rar] - FPGA-based UART serial communication con
[UART_for_FPGArar] - it is a verilog code written for MELAY s
[uart] - fpga uart ，receive and send include writ
[uart16550_latest[1].tar] - Open-source UART IP core 16550, the IP c
[llm0308_myUART] - FPGA communication module design process
[UART] - Using the Quartus ii software, programmi
[S8_SETPMOTO] - FPGA utility, the test motor, developmen
[Convolution-code-] - Convolution code
[dianziqing] - This is a hardware keyboard on how to de
[FPGA_UART] - Which is referred to the UART VHDL desig

File list (Check if you may need any files):

UART
....\component
....\constraint
....\coreconsole
....\designer
....\........\impl1
....\........\.....\designer.log
....\........\.....\simulation
....\........\.....\uart_test.adb
....\........\.....\uart_test.dtf
....\........\.....\.............\verify.log
....\........\.....\uart_test.ide_des
....\........\.....\uart_test.stp
....\........\.....\uart_test.tcl
....\hdl
....\...\rec.v
....\...\send.v
....\...\uart_test.v
....\phy_synthesis
....\simulation
....\..........\meminit.dat
....\..........\modelsim.ini
....\..........\modelsim.ini.sav
....\smartgen
....\........\smartgen.aws
....\stimulus
....\synthesis
....\.........\stdout.log
....\.........\syntmp
....\.........\......\sap.log
....\.........\......\uart_test.msg
....\.........\......\uart_test.plg
....\.........\traplog.tlg
....\.........\uart_test.areasrr
....\.........\uart_test.edn
....\.........\uart_test.fse
....\.........\uart_test.map
....\.........\uart_test.sdf
....\.........\uart_test.srd
....\.........\uart_test.srm
....\.........\uart_test.srr
....\.........\uart_test.srs
....\.........\uart_test.tlg
....\.........\uart_test_sdc.sdc
....\.........\uart_test_syn.prd
....\.........\uart_test_syn.prj
....\UART.prj
....\UART.prj.convert.7.3.bak
....\viewdraw
....\........\sch
....\........\sym
....\........\vf
....\........\..\project.lst
....\........\viewdraw.ini
....\........\wir

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

About site

CodeBus www.codebus.net