Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Timer Download
 Description: This is a standed timer for an SOC design.It can realize multible function need to design an micro process circut
 Downloaders recently: [More information of uploader lrk06]
 To Search:
File list (Check if you may need any files): 
Timer\TestBench1.vhd
.....\TestBench2.vhd
.....\TestBenchl.vhd
.....\Timer.vhd
Timer

CodeBus www.codebus.net