Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: FREQ Download
 Description: Based on the frequency meter EP1C6Q240 design, easy to understand, debug through, based on quartus6.0
 Downloaders recently: [More information of uploader leebilly0001]
 To Search:
File list (Check if you may need any files):
FREQ\cmp_state.ini
....\cnt.bsf
....\cnt.vhd
....\cnt10.vhd
....\cnt8.bsf
....\cnt8.vhd
....\db\FREQALL.asm.qmsg
....\..\FREQALL.cbx.xml
....\..\FREQALL.cmp.rdb
....\..\FREQALL.db_info
....\..\FREQALL.eco.cdb
....\..\FREQALL.fit.qmsg
....\..\FREQALL.hier_info
....\..\FREQALL.hif
....\..\FREQALL.map.hdb
....\..\FREQALL.map.qmsg
....\..\FREQALL.pow.qmsg
....\..\FREQALL.pre_map.cdb
....\..\FREQALL.pre_map.hdb
....\..\FREQALL.psp
....\..\FREQALL.rtlv.hdb
....\..\FREQALL.rtlv_sg.cdb
....\..\FREQALL.rtlv_sg_swap.cdb
....\..\FREQALL.sgdiff.cdb
....\..\FREQALL.sgdiff.hdb
....\..\FREQALL.sld_design_entry.sci
....\..\FREQALL.sld_design_entry_dsc.sci
....\..\FREQALL.syn_hier_info
....\..\FREQALL.tan.qmsg
....\..\FREQALL_cmp.qrpt
....\..\mux_efc.tdf
....\display.bdf
....\display.bsf
....\endfreq.bdf
....\freq.bsf
....\freq.vhd
....\FREQALL.asm.rpt
....\FREQALL.cdf
....\FREQALL.done
....\FREQALL.fit.eqn
....\FREQALL.fit.rpt
....\FREQALL.fit.summary
....\FREQALL.flow.rpt
....\FREQALL.map.eqn
....\FREQALL.map.rpt
....\FREQALL.map.summary
....\FREQALL.pin
....\FREQALL.pof
....\FREQALL.pow.rpt
....\FREQALL.pow.summary
....\FREQALL.qpf
....\FREQALL.qsf
....\FREQALL.qws
....\FREQALL.sof
....\FREQALL.tan.rpt
....\FREQALL.tan.summary
....\led.bsf
....\led.vhd
....\muxer.inc
....\muxer.sym
....\muxer.tdf
....\muxer_inst.tdf
....\PIN1M.bsf
....\PIN1M.vhd
....\reg32b.vhd
....\testctl.vhd
....\db
FREQ
    

CodeBus www.codebus.net