Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dianzimimasuo Download
 Description: Using verilog design, 7-segment LED display for input in the DE-2 platform on the lock implementation.
 Downloaders recently: [More information of uploader ksw1019]
 To Search:
File list (Check if you may need any files): 
dianzimimasuo.txt

CodeBus www.codebus.net