Description: VHDL language to write the pulse width measuring instrument, a design course, I have been tested by the hardware
To Search:
File list (Check if you may need any files):
崔旺EDA课设\脉冲宽度测量仪\mckd.asm.rpt
...........\..............\mckd.bdf
...........\..............\mckd.done
...........\..............\mckd.fit.rpt
...........\..............\mckd.fit.smsg
...........\..............\mckd.fit.summary
...........\..............\mckd.flow.rpt
...........\..............\mckd.map.rpt
...........\..............\mckd.map.summary
...........\..............\mckd.pin
...........\..............\mckd.pof
...........\..............\mckd.qpf
...........\..............\mckd.qsf
...........\..............\mckd.sim.rpt
...........\..............\mckd.sof
...........\..............\mckd.tan.rpt
...........\..............\mckd.tan.summary
...........\..............\mckd.vcd
...........\..............\mckd.vwf
...........\..............\计数器\cnt10.bsf
...........\..............\......\cnt10.done
...........\..............\......\cnt10.fit.summary
...........\..............\......\cnt10.map.summary
...........\..............\......\cnt10.pin
...........\..............\......\cnt10.pof
...........\..............\......\cnt10.qpf
...........\..............\......\cnt10.qsf
...........\..............\......\cnt10.sof
...........\..............\......\cnt10.tan.summary
...........\..............\......\incremental_db\README
...........\..............\......\..............\compiled_partitions\cnt10.root_partition.map.kpt
...........\..............\......\db\add_sub_klh.tdf
...........\..............\......\..\cnt10.fit.qmsg
...........\..............\......\..\cnt10.cmp.logdb
...........\..............\......\..\cnt10.asm.qmsg
...........\..............\......\..\cnt10.cbx.xml
...........\..............\......\..\prev_cmp_cnt10.sim.qmsg
...........\..............\......\..\cnt10.tan.qmsg
...........\..............\......\..\cnt10.rtlv_sg.cdb
...........\..............\......\..\cnt10.db_info
...........\..............\......\..\cnt10.eco.cdb
...........\..............\......\..\cnt10.eds_overflow
...........\..............\......\..\prev_cmp_cnt10.map.qmsg
...........\..............\......\..\cnt10.sld_design_entry.sci
...........\..............\......\..\cnt10.fnsim.qmsg
...........\..............\......\..\cnt10.hier_info
...........\..............\......\..\cnt10.hif
...........\..............\......\..\prev_cmp_cnt10.qmsg
...........\..............\......\..\cnt10.rtlv.hdb
...........\..............\......\..\prev_cmp_cnt10.fit.qmsg
...........\..............\......\..\cnt10.rtlv_sg_swap.cdb
...........\..............\......\..\prev_cmp_cnt10.asm.qmsg
...........\..............\......\..\prev_cmp_cnt10.tan.qmsg
...........\..............\......\..\cnt10.sim.qmsg
...........\..............\......\..\cnt10.map.qmsg
...........\..............\......\..\cnt10.cmp.rdb
...........\..............\......\..\cnt10.pre_map.hdb
...........\..............\......\..\cnt10.sim.cvwf
...........\..............\......\..\cnt10.pre_map.cdb
...........\..............\......\..\cnt10.map.logdb
...........\..............\......\..\cnt10.simfam
...........\..............\......\..\cnt10.sgdiff.cdb
...........\..............\......\..\cnt10.sgdiff.hdb
...........\..............\......\..\cnt10.syn_hier_info
...........\..............\......\..\cnt10.fnsim.hdb
...........\..............\......\..\cnt10.cmp.tdb
...........\..............\......\..\cnt10.sim_ori.vwf
...........\..............\......\..\cnt10.sim.hdb
...........\..............\......\..\cnt10.sim.rdb
...........\..............\......\..\cnt10.map.cdb
...........\..............\......\..\cnt10.map.hdb
...........\..............\......\..\cnt10.tis_db_list.ddb
...........\..............\......\..\cnt10.cmp.cdb
...........\..............\......\..\wed.wsf
...........\..............\......\..\cnt10.cmp.hdb
...........\..............\......\..\cnt10.cmp0.ddb
...........\..............\......\..\cnt10.tmw_info
...........\..............\......\..\cnt10.fnsim.cdb
...........\..............\......\..\cnt10.sld_design_entry_dsc.sci
...........\..............\......\test1.bdf
...........\..............\......\cnt10.vhd.bak
...........\..............\......\cnt10.vhd
.....