Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDS Download
 Description: VHDL implementation of harmonic detection signal of the DDS. Also issued a sine wave, triangle wave, sine wave, after square-wave frequency 2. Phase adjustable frequency waveform.
 Downloaders recently: [More information of uploader 3881159]
 To Search:
File list (Check if you may need any files):
SJ.mif
ADDER10B.VHD
ADDER32B.VHD
DDS.vhd
FB.mif
fredivn1.vhd
fredivnAD.vhd
REG10B.VHD
REG32B.VHD
ROM.vhd
ROM_FB.vhd
ROM_SIN.vhd
ROM_SJ.vhd
SIN_ROM.vhd
SINGT.mif
    

CodeBus www.codebus.net