Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: UART Download
 Description: To uart-based, integrated input and output modules, to write their own programs, more useful for beginners
 Downloaders recently: [More information of uploader pengliuyong]
 To Search:
File list (Check if you may need any files):
UART
....\db
....\..\UART.asm.qmsg
....\..\UART.asm_labs.ddb
....\..\UART.cbx.xml
....\..\UART.cmp.cdb
....\..\UART.cmp.hdb
....\..\UART.cmp.kpt
....\..\UART.cmp.logdb
....\..\UART.cmp.rdb
....\..\UART.cmp.tdb
....\..\UART.cmp0.ddb
....\..\UART.cmp2.ddb
....\..\UART.dbp
....\..\UART.db_info
....\..\UART.eco.cdb
....\..\UART.fit.qmsg
....\..\UART.hier_info
....\..\UART.hif
....\..\UART.map.cdb
....\..\UART.map.hdb
....\..\UART.map.logdb
....\..\UART.map.qmsg
....\..\UART.pre_map.cdb
....\..\UART.pre_map.hdb
....\..\UART.psp
....\..\UART.pss
....\..\UART.rpp.qmsg
....\..\UART.rtlv.hdb
....\..\UART.rtlv_sg.cdb
....\..\UART.rtlv_sg_swap.cdb
....\..\UART.sgate.rvd
....\..\UART.sgate_sm.rvd
....\..\UART.sgdiff.cdb
....\..\UART.sgdiff.hdb
....\..\UART.signalprobe.cdb
....\..\UART.sld_design_entry.sci
....\..\UART.sld_design_entry_dsc.sci
....\..\UART.syn_hier_info
....\..\UART.tan.qmsg
....\UART.asm.rpt
....\UART.bsf
....\UART.done
....\UART.fit.rpt
....\UART.fit.smsg
....\UART.fit.summary
....\UART.flow.rpt
....\UART.map.rpt
....\UART.map.summary
....\UART.pin
....\UART.pof
....\UART.qpf
....\UART.qsf
....\UART.qws
....\UART.sof
....\UART.tan.rpt
....\UART.tan.summary
....\UART.vhd
    

CodeBus www.codebus.net