Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: CPLD_DS18B20 Download
 Description: CPLD-based DS18B20 temperature display program can be collected by temperature or four 16-bit digital tube LED display real-time, while lower temperature can be set to achieve the alarm buzzer (the program has been successfully measured, included DS18B20 Chinese data)
 Downloaders recently: [More information of uploader ctk1314520]
 To Search:
File list (Check if you may need any files):
DS18B20与数码管温度显示(C程序).doc
temp\buzzer.bsf
....\buzzzer.v
....\buzzzer.v.bak
....\clk_div.bsf
....\clk_div.v
....\clk_div.v.bak
....\control.asm.rpt
....\control.bdf
....\control.cdf
....\control.done
....\control.dpf
....\control.fit.rpt
....\control.fit.smsg
....\control.fit.summary
....\control.flow.rpt
....\control.map.rpt
....\control.map.smsg
....\control.map.summary
....\control.pin
....\control.pof
....\control.qpf
....\control.qsf
....\control.qws
....\control.tan.rpt
....\control.tan.summary
....\control_assignment_defaults.qdf
....\counter.bsf
....\counter.v
....\counter.v.bak
....\db\add_sub_e7c.tdf
....\..\add_sub_f7c.tdf
....\..\add_sub_g7c.tdf
....\..\add_sub_h7c.tdf
....\..\add_sub_i7c.tdf
....\..\add_sub_j7c.tdf
....\..\add_sub_k7c.tdf
....\..\alt_u_div_fie.tdf
....\..\alt_u_div_lie.tdf
....\..\control.asm.qmsg
....\..\control.asm.rdb
....\..\control.asm_labs.ddb
....\..\control.cbx.xml
....\..\control.cmp.cdb
....\..\control.cmp.hdb
....\..\control.cmp.kpt
....\..\control.cmp.logdb
....\..\control.cmp.rdb
....\..\control.cmp.tdb
....\..\control.cmp0.ddb
....\..\control.db_info
....\..\control.eco.cdb
....\..\control.fit.qmsg
....\..\control.hier_info
....\..\control.hif
....\..\control.lpc.html
....\..\control.lpc.rdb
....\..\control.lpc.txt
....\..\control.map.cdb
....\..\control.map.hdb
....\..\control.map.logdb
....\..\control.map.qmsg
....\..\control.pre_map.cdb
....\..\control.pre_map.hdb
....\..\control.rtlv.hdb
....\..\control.rtlv_sg.cdb
....\..\control.rtlv_sg_swap.cdb
....\..\control.sgdiff.cdb
....\..\control.sgdiff.hdb
....\..\control.sld_design_entry.sci
....\..\control.sld_design_entry_dsc.sci
....\..\control.smart_action.txt
....\..\control.smp_dump.txt
....\..\control.syn_hier_info
....\..\control.tan.qmsg
....\..\control.tis_db_list.ddb
....\..\control.tmw_info
....\..\control_global_asgn_op.abo
....\..\logic_util_heursitic.dat
....\..\lpm_divide_pvl.tdf
....\..\lpm_divide_snl.tdf
....\..\lpm_divide_svl.tdf
....\..\prev_cmp_control.asm.qmsg
....\..\prev_cmp_control.fit.qmsg
....\..\prev_cmp_control.map.qmsg
....\..\prev_cmp_control.qmsg
....\..\prev_cmp_control.tan.qmsg
....\..\sign_div_unsign_akh.tdf
....\..\sign_div_unsign_dkh.tdf
....\dispaly.v
....\dispaly.v.bak
....\display.bsf
....\ds18b20.bdf
....\ds18b20.bsf
....\incremental_db\compiled_partitions\control.root_partition.map.kpt
....\..............\README
....\led.bsf
....\led.v
....\led.v.bak
....\Main_ds18b20.bsf
    

CodeBus www.codebus.net