Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Project-Clock-plus-alarm Download
 Description: Ultra-versatile digital clock vhdl hardware implementation can be achieved when the school hours the school alarm, multi-mode switching, multi-mode simultaneously
 Downloaders recently: [More information of uploader dogdogguan]
 To Search:
File list (Check if you may need any files):
Project Clock plus alarm
........................\alarm24.bdf
........................\alarm24.bsf
........................\alarm24.vwf
........................\alarm2460.bdf
........................\alarm2460.bsf
........................\alarm2460.vwf
........................\alarm60.bdf
........................\alarm60.bsf
........................\alarm60.vwf
........................\alarmbasic.bdf
........................\alarmcontrol.bdf
........................\alarmcontrol.bsf
........................\AntiShake.bdf
........................\AntiShake.bsf
........................\Bigbang.bdf
........................\bigbang.vwf
........................\clk24.bdf
........................\clk24.bsf
........................\clk24.vwf
........................\clk60.bdf
........................\clk60.bsf
........................\clk60.vwf
........................\Clock.asm.rpt
........................\Clock.cdf
........................\Clock.done
........................\Clock.dpf
........................\Clock.fit.rpt
........................\Clock.fit.smsg
........................\Clock.fit.summary
........................\Clock.flow.rpt
........................\Clock.map.rpt
........................\Clock.map.summary
........................\Clock.merge.rpt
........................\Clock.pin
........................\Clock.pof
........................\Clock.qpf
........................\Clock.qsf
........................\Clock.qws
........................\Clock.sim.rpt
........................\Clock.sof
........................\Clock.tan.rpt
........................\Clock.tan.summary
........................\Clock_assignment_defaults.qdf
........................\db
........................\..\add_sub_8rh.tdf
........................\..\add_sub_hsh.tdf
........................\..\Clock.db_info
........................\..\Clock.eco.cdb
........................\..\Clock.sim_ori.vwf
........................\..\Clock.sld_design_entry.sci
........................\..\wed.wsf
........................\dvf20.vhd
........................\dvf20.vwf
........................\mainpart.bdf
........................\mainpart.bsf
........................\mainpart.vwf
........................\MainpartPlusAdjust.bdf
........................\MainpartPlusAdjust.bsf
........................\MainpartPlusAdjust.vwf
........................\min60.bdf
........................\min60.bsf
........................\test
........................\....\7.bdf
........................\....\7.bsf
........................\....\7.vwf
........................\....\77.vwf
........................\....\db
........................\....\..\digital-clock.asm.qmsg
........................\....\..\digital-clock.cbx.xml
........................\....\..\digital-clock.cmp.bpm
........................\....\..\digital-clock.cmp.cdb
........................\....\..\digital-clock.cmp.ecobp
........................\....\..\digital-clock.cmp.hdb
........................\....\..\digital-clock.cmp.logdb
........................\....\..\digital-clock.cmp.rdb
........................\....\..\digital-clock.cmp.tdb
........................\....\..\digital-clock.cmp0.ddb
........................\....\..\digital-clock.cmp_bb.cdb
........................\....\..\digital-clock.cmp_bb.hdb
........................\....\..\digital-clock.cmp_bb.logdb
........................\....\..\digital-clock.cmp_bb.rcf
........................\....\..\digital-clock.dbp
........................\....\..\digital-clock.db_info
........................\....\..\digital-clock.eco.cdb
........................\....\..\digital-clock.eds_overflow
........................\....\..\digital-clock.fit.qmsg
........................\....\..\digital-clock.fnsim.cdb
........................\....\..\digital-clock.fnsim.hdb
........................\....\..\digital-clock.fnsim.qmsg
........................\....\..\digital-clock.hier_info
........................\....\..\digital-clock.hif
........................\....\..\digital-clock.map.bpm
........................\....\..\digital-clock.map.cdb
........................\....\

CodeBus www.codebus.net