Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDS_gnerate Download
 Description: The output of sine wave is realized by DDS, and the frequency and phase can be adjusted.
 Downloaders recently: [More information of uploader 1508006149]
 To Search:
File list (Check if you may need any files):
DDS_gnerate\DDS
...........\...\.sopc_builder
...........\...\.............\filters.xml
...........\...\.............\install.ptf
...........\...\.............\install2.ptf
...........\...\.............\preferences.xml
...........\...\cpu.ocp
...........\...\cpu.sdc
...........\...\cpu.v
...........\...\cpu_ic_tag_ram.mif
...........\...\cpu_jtag_debug_module_sysclk.v
...........\...\cpu_jtag_debug_module_tck.v
...........\...\cpu_jtag_debug_module_wrapper.v
...........\...\cpu_mult_cell.v
...........\...\cpu_oci_test_bench.v
...........\...\cpu_ociram_default_contents.mif
...........\...\cpu_rf_ram_a.mif
...........\...\cpu_rf_ram_b.mif
...........\...\cpu_test_bench.v
...........\...\db
...........\...\..\a_dpfifo_h031.tdf
...........\...\..\a_fefifo_7cf.tdf
...........\...\..\add_sub_bqj.tdf
...........\...\..\add_sub_fqj.tdf
...........\...\..\add_sub_rmj.tdf
...........\...\..\altsyncram_0ts3.tdf
...........\...\..\altsyncram_3id1.tdf
...........\...\..\altsyncram_6472.tdf
...........\...\..\altsyncram_74g1.tdf
...........\...\..\altsyncram_7891.tdf
...........\...\..\altsyncram_94g1.tdf
...........\...\..\altsyncram_avs3.tdf
...........\...\..\altsyncram_cqf1.tdf
...........\...\..\altsyncram_cvs3.tdf
...........\...\..\altsyncram_dqf1.tdf
...........\...\..\altsyncram_gvs3.tdf
...........\...\..\altsyncram_i0m1.tdf
...........\...\..\altsyncram_n802.tdf
...........\...\..\altsyncram_qss3.tdf
...........\...\..\cmpr_efc.tdf
...........\...\..\cmpr_hfc.tdf
...........\...\..\cmpr_ifc.tdf
...........\...\..\cntr_2fi.tdf
...........\...\..\cntr_3fi.tdf
...........\...\..\cntr_4n7.tdf
...........\...\..\cntr_5fi.tdf
...........\...\..\cntr_6fi.tdf
...........\...\..\cntr_78j.tdf
...........\...\..\cntr_85j.tdf
...........\...\..\cntr_afi.tdf
...........\...\..\cntr_omb.tdf
...........\...\..\cntr_p1j.tdf
...........\...\..\cntr_v7j.tdf
...........\...\..\dds_shixiong.asm.qmsg
...........\...\..\dds_shixiong.asm.rdb
...........\...\..\dds_shixiong.asm_labs.ddb
...........\...\..\dds_shixiong.cbx.xml
...........\...\..\dds_shixiong.cmp.bpm
...........\...\..\dds_shixiong.cmp.cbp
...........\...\..\dds_shixiong.cmp.cdb
...........\...\..\dds_shixiong.cmp.ecobp
...........\...\..\dds_shixiong.cmp.hdb
...........\...\..\dds_shixiong.cmp.kpt
...........\...\..\dds_shixiong.cmp.logdb
...........\...\..\dds_shixiong.cmp.rdb
...........\...\..\dds_shixiong.cmp_merge.kpt
...........\...\..\dds_shixiong.cuda_io_sim_cache.31um_ff_1200mv_0c_fast.hsd
...........\...\..\dds_shixiong.cuda_io_sim_cache.31um_tt_1200mv_85c_slow.hsd
...........\...\..\dds_shixiong.db_info
...........\...\..\dds_shixiong.eco.cdb
...........\...\..\dds_shixiong.fit.qmsg
...........\...\..\dds_shixiong.hier_info
...........\...\..\dds_shixiong.hif
...........\...\..\dds_shixiong.lpc.html
...........\...\..\dds_shixiong.lpc.rdb
...........\...\..\dds_shixiong.lpc.txt
...........\...\..\dds_shixiong.map.bpm
...........\...\..\dds_shixiong.map.cbp
...........\...\..\dds_shixiong.map.cdb
...........\...\..\dds_shixiong.map.ecobp
...........\...\..\dds_shixiong.map.hdb
...........\...\..\dds_shixiong.map.kpt
...........\...\..\dds_shixiong.map.logdb
...........\...\..\dds_shixiong.map.qmsg
...........\...\..\dds_shixiong.map_bb.cdb
...........\...\..\dds_shixiong.map_bb.hdb
...........\...\..\dds_shixiong.map_bb.logdb
...........\...\..\dds_shixiong.pre_map.cdb
...........\...\..\dds_shixiong.pre_map.hdb
...........\...\..\dds_shixiong.root_partition.sta_sgate.tdb
...........\...\..\dds_shixiong.rtlv.hdb
...........\...\..\dds_shixiong.rtlv_sg.cdb
...........\...\..\dds_shixiong.rtlv_sg_swap.cdb
...........\...\..\dds_shixiong.sgdiff.cdb
...........\...\..\dds_shixiong.sgdiff.hdb
...........\...\..\dds_shixiong.sld_design_entry.sci
...........\...\..\dds_shixiong.sld_design_entry_dsc.sci
...........\...\..\dds_shixiong.smart_action.txt
...........\...\..\dds_shixiong.smp_dump.txt
...........\...\..\dds_shixiong.sta.qmsg
    

CodeBus www.codebus.net