Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: zhenxianfashengqi Download
 Description: Four different phases called SIN output sine wave generator, the output signal amplitude is 0 ~ A
 Downloaders recently: [More information of uploader 331203979]
 To Search:
File list (Check if you may need any files):
zhenxianfashengqi
.................\main.c
.................\main.LST
.................\main.OBJ
.................\regx52.h
.................\sine
.................\sine.hex
.................\sine.lnp
.................\sine.M51
.................\sine.plg
.................\sine.uvopt
.................\sine.uvproj
.................\sine_uvopt.bak
.................\sine_uvproj.bak
.................\STARTUP.A51
.................\STARTUP.LST
.................\STARTUP.OBJ
.................\TLC5620.c
.................\TLC5620.h
.................\TLC5620.LST
.................\TLC5620.OBJ
    

CodeBus www.codebus.net