Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: fp_top Download
 Description: In any fractional program joined the UART receiver module can receive the frequency factor and achieve frequency.
 Downloaders recently: [More information of uploader wenping3032]
 To Search:
File list (Check if you may need any files): 
speed_select.v
uart_rx.v
uart_top.v
fp_3.v
fp_top.v

CodeBus www.codebus.net