Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDS Download
 Description: the use of DDS technology to make a sinusoidal signal generator
 To Search:
File list (Check if you may need any files):
DDS\cmp_state.ini
...\db\add_sub_djh.tdf
...\..\dds.asm.qmsg
...\..\dds.cbx.xml
...\..\dds.cmp.cdb
...\..\dds.cmp.hdb
...\..\dds.cmp.logdb
...\..\dds.cmp.rdb
...\..\dds.cmp.tdb
...\..\dds.cmp0.ddb
...\..\dds.db_info
...\..\dds.eco.cdb
...\..\dds.fit.qmsg
...\..\dds.hier_info
...\..\dds.hif
...\..\dds.map.cdb
...\..\dds.map.hdb
...\..\dds.map.logdb
...\..\dds.map.qmsg
...\..\dds.pre_map.cdb
...\..\dds.pre_map.hdb
...\..\dds.rtlv.hdb
...\..\dds.rtlv_sg.cdb
...\..\dds.rtlv_sg_swap.cdb
...\..\dds.sgdiff.cdb
...\..\dds.sgdiff.hdb
...\..\dds.sld_design_entry.sci
...\..\dds.sld_design_entry_dsc.sci
...\..\dds.syn_hier_info
...\..\dds.tan.qmsg
...\..\dds.tis_db_list.ddb
...\..\dds.tmw_info
...\..\dds_cmp.qrpt
...\..\wed.wsf
...\dds.asm.rpt
...\dds.cdf
...\dds.done
...\dds.fit.eqn
...\dds.fit.rpt
...\dds.fit.summary
...\dds.flow.rpt
...\dds.map.eqn
...\dds.map.rpt
...\dds.map.summary
...\dds.pin
...\dds.pof
...\dds.qpf
...\dds.qsf
...\dds.qws
...\dds.sof
...\dds.tan.rpt
...\dds.tan.summary
...\DDS.vhd
...\dds.vwf
...\dds_assignment_defaults.qdf
...\REG1.vhd
...\REG2.vhd
...\ROM.vhd
...\sin.cpp
...\sin.dsp
...\sin.ncb
...\sin.opt
...\sin.plg
...\SUM99.vhd
...\db
...\Debug
DDS
    

CodeBus www.codebus.net