Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDS-program Download
 Description: The chips mainly includes DDS frequency control registers, high-speed phase accumulators and sine calculator 3 parts (such as Q2220). Frequency control register can serial or parallel way loaded and hosting the user input frequency control code And according to the phase accumulators DDS Frequency control code in each clock cycle in accumulation phase, get a phase value In this phase is sine calculator digital sine wave amplitude values calculated (chip general through the look-up table get). The general is DDS chip output digital sine wave, and so is required to pass through the D/A converter and low pass filter to get one of the available simulation frequency signal.
 Downloaders recently: [More information of uploader lcqwyl36]
 To Search:
File list (Check if you may need any files):
DDS程序\1.dep
.......\1.ewd
.......\1.ewp
.......\1.eww
.......\settings\1.cspy.bat
.......\........\1.dbgdt
.......\........\1.dni
.......\........\1.wsdt
.......\Debug\Obj\1.pbd
.......\.....\...\1.r43
.......\.....\Exe\1.d43
.......\Backup of 1.ewp
.......\Backup of 1.ewd
.......\1.C
.......\Debug\Obj
.......\.....\List
.......\.....\Exe
.......\settings
.......\Debug
DDS程序
    

CodeBus www.codebus.net