Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Four-Responder Download
 Description: (1) is designed to answer in the four competition Responder . More way to answer in the number of answer in units of 4 . With the answer in 20 seconds after starting the countdown, 20 seconds after the countdown show no answer in overtime, and alarm . Can Display answer in advance and display the foul alarm station number (2) to enter the answer in the state after a system reset, when a button is pressed all the way to answer in the answer in the signal to the rest of the brightest way to answer in the signal block, and ring tones recall, release the button until the road , road signs show the answer in station ID
 Downloaders recently: [More information of uploader jingqinshan]
 To Search:
File list (Check if you may need any files):
Four Responder.doc
    

CodeBus www.codebus.net