Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: PLLVCO_VGA Download
 Description: interface with vga, draw a rectangular on the screen.
 Downloaders recently: [More information of uploader boyspirit_nt]
 To Search:
File list (Check if you may need any files):
lab6_PLLVCO\db\logic_util_heursitic.dat
...........\..\PLL.amm.cdb
...........\..\PLL.asm.qmsg
...........\..\PLL.asm.rdb
...........\..\PLL.asm_labs.ddb
...........\..\PLL.cbx.xml
...........\..\PLL.cmp.bpm
...........\..\PLL.cmp.cdb
...........\..\PLL.cmp.hdb
...........\..\PLL.cmp.kpt
...........\..\PLL.cmp.logdb
...........\..\PLL.cmp.rdb
...........\..\PLL.cmp0.ddb
...........\..\PLL.cmp1.ddb
...........\..\PLL.cmp_merge.kpt
...........\..\PLL.db_info
...........\..\PLL.fit.qmsg
...........\..\PLL.hier_info
...........\..\PLL.hif
...........\..\PLL.idb.cdb
...........\..\PLL.lpc.html
...........\..\PLL.lpc.rdb
...........\..\PLL.lpc.txt
...........\..\PLL.map.bpm
...........\..\PLL.map.cdb
...........\..\PLL.map.hdb
...........\..\PLL.map.kpt
...........\..\PLL.map.logdb
...........\..\PLL.map.qmsg
...........\..\PLL.map_bb.cdb
...........\..\PLL.map_bb.hdb
...........\..\PLL.map_bb.logdb
...........\..\PLL.pre_map.cdb
...........\..\PLL.pre_map.hdb
...........\..\PLL.rtlv.hdb
...........\..\PLL.rtlv_sg.cdb
...........\..\PLL.rtlv_sg_swap.cdb
...........\..\PLL.sgdiff.cdb
...........\..\PLL.sgdiff.hdb
...........\..\PLL.sld_design_entry.sci
...........\..\PLL.sld_design_entry_dsc.sci
...........\..\PLL.smart_action.txt
...........\..\PLL.sta.qmsg
...........\..\PLL.sta.rdb
...........\..\PLL.sta_cmp.6_slow.tdb
...........\..\PLL.syn_hier_info
...........\..\PLL.tis_db_list.ddb
...........\..\PLL.tmw_info
...........\..\prev_cmp_PLL.qmsg
...........\Ethernet.vhd
...........\greybox_tmp\cbx_args.txt
...........\incremental_db\compiled_partitions\PLL.db_info
...........\..............\...................\PLL.root_partition.cmp.cdb
...........\..............\...................\PLL.root_partition.cmp.dfp
...........\..............\...................\PLL.root_partition.cmp.hdb
...........\..............\...................\PLL.root_partition.cmp.kpt
...........\..............\...................\PLL.root_partition.cmp.logdb
...........\..............\...................\PLL.root_partition.cmp.rcfdb
...........\..............\...................\PLL.root_partition.map.cdb
...........\..............\...................\PLL.root_partition.map.dpi
...........\..............\...................\PLL.root_partition.map.hbdb.cdb
...........\..............\...................\PLL.root_partition.map.hbdb.hb_info
...........\..............\...................\PLL.root_partition.map.hbdb.hdb
...........\..............\...................\PLL.root_partition.map.hbdb.sig
...........\..............\...................\PLL.root_partition.map.hdb
...........\..............\...................\PLL.root_partition.map.kpt
...........\..............\README
...........\PLL.asm.rpt
...........\PLL.cdf
...........\PLL.done
...........\PLL.fit.rpt
...........\PLL.fit.summary
...........\PLL.flow.rpt
...........\PLL.map.rpt
...........\PLL.map.summary
...........\PLL.pin
...........\PLL.pof
...........\PLL.qpf
...........\PLL.qsf
...........\PLL.qsf.bak
...........\PLL.sof
...........\PLL.sta.rpt
...........\PLL.sta.summary
...........\PLL.vhd
...........\PLL.vhd.bak
...........\PPL.cmp
...........\PPL.ppf
...........\PPL.qip
...........\PPL.vhd
...........\pplAltera.cmp
...........\pplAltera.ppf
...........\pplAltera.qip
...........\pplAltera.vhd
...........\incremental_db\compiled_partitions
...........\db
...........\greybox_tmp
...........\incremental_db
lab6_PLLVCO
    

CodeBus www.codebus.net