Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: VHDL-digital-clock- Download
 Description: Digital clock written in VHDL, using the example of the way components can be adjusted to achieve sub-second tone when the alarm tone Times feature development board using EP3C16Q240C8
 Downloaders recently: [More information of uploader zhuzj1014]
 To Search:
File list (Check if you may need any files):
VHDL编写的数字钟(完整程序)
...........................\BAOSHI.vhd
...........................\CLKCHANGE.vhd
...........................\CLOCK.asm.rpt
...........................\CLOCK.done
...........................\CLOCK.dpf
...........................\CLOCK.fit.rpt
...........................\CLOCK.fit.smsg
...........................\CLOCK.fit.summary
...........................\CLOCK.flow.rpt
...........................\CLOCK.inc
...........................\CLOCK.map.rpt
...........................\CLOCK.map.summary
...........................\CLOCK.pin
...........................\CLOCK.qpf
...........................\CLOCK.qsf
...........................\CLOCK.qws
...........................\CLOCK.sof
...........................\CLOCK.sta.rpt
...........................\CLOCK.sta.summary
...........................\CLOCK.vhd
...........................\CLOCK.vhd.bak
...........................\CONTROL.vhd
...........................\CONTROL.vhd.bak
...........................\db
...........................\..\CLOCK.db_info
...........................\..\CLOCK.eco.cdb
...........................\..\CLOCK.map.qmsg
...........................\..\CLOCK.sld_design_entry.sci
...........................\..\logic_util_heursitic.dat
...........................\..\prev_cmp_CLOCK.asm.qmsg
...........................\..\prev_cmp_CLOCK.fit.qmsg
...........................\..\prev_cmp_CLOCK.map.qmsg
...........................\..\prev_cmp_CLOCK.qmsg
...........................\..\prev_cmp_CLOCK.sta.qmsg
...........................\DFENPIN.vhd
...........................\incremental_db
...........................\..............\compiled_partitions
...........................\..............\...................\CLOCK.root_partition.cmp.cdb
...........................\..............\...................\CLOCK.root_partition.cmp.dfp
...........................\..............\...................\CLOCK.root_partition.cmp.hdb
...........................\..............\...................\CLOCK.root_partition.cmp.kpt
...........................\..............\...................\CLOCK.root_partition.cmp.logdb
...........................\..............\...................\CLOCK.root_partition.cmp.rcfdb
...........................\..............\...................\CLOCK.root_partition.cmp.re.rcfdb
...........................\..............\...................\CLOCK.root_partition.map.cdb
...........................\..............\...................\CLOCK.root_partition.map.dpi
...........................\..............\...................\CLOCK.root_partition.map.hdb
...........................\..............\...................\CLOCK.root_partition.map.kpt
...........................\..............\README
...........................\LED.vhd
...........................\LED.vhd.bak
...........................\N_BINARY.vhd
...........................\S24.vhd
...........................\S24.vhd.bak
...........................\STOP.vhd
...........................\STOP.vhd.bak
...........................\说明.txt
    

CodeBus www.codebus.net